library verilog;
use verilog.vl_types.all;
entity cnt6_021 is
    port(
        q_021           : out    vl_logic_vector(3 downto 0);
        CLK_021         : in     vl_logic
    );
end cnt6_021;
